Signal Integrity

Hi, I’m Colin Warwick with the Agilent EEsof EDA signal integrity group. This blog is about tips, tricks, and tutorial to help ensure signal integrity on chip to chip serial links.

We are presently testing a redirect from the old domain signal-integrity-tips.com to our new home signal-integrity.tm.agilent.com. Please let me know at colin underscore warwick at agilent daht calm if anything is broken. As you click from page to page, you may see one domain or the other in your browser address bar. For either one, our Privacy Policy and Terms of Service are the same as Agilent.com.

Thanks for visiting! Please see my blogroll below for other useful sites.
– Colin

Colin’s Blogroll

• Doug Smith’s EMC/ESD High Frequency Measurements
• Eric Bogatin’s "What I Learned This Month" blog
• István Novák’s Electrical Integrity site
• John Busco’s Semi-Blog
• My other blog: Wizards of Electromagnetism at Chip Design Magazine
• Paul Rako’s Anablog at EDN
• Rick Merritt’s Interconnects blog at EE Times
• SI-List E-mail Reflector
• Jason Boh’s article "Signal Integrity Simulation of PCI Express Gen 2 Channel" in XrossTalk Magazine
• Subscribe to EDN Magazine

If you enjoyed this post, please spread the word by sharing and bookmarking: