Signal Integrity

Power-aware Signal Integrity and EMI/EMC On High-speed Digital Chip-to-Chip Links

Signal Integrity header image 2

GPU-Accelerated Time-Domain Circuit Simulation Paper at CICC

Posted September 2nd, 2009 · Please leave a comment · Conference

Share

IEEE CICC logo

Tired of waiting for your SPICE simulations to complete?

My colleague Rick Poore will be presenting IEEE Custom Integrated Circuits Conference (CICC) paper #20-3 about his work on "GPU-Accelerated Time-Domain Circuit Simulation" in San Jose at 11:05AM on Wednesday, September 16th.

Abstract

Time-domain circuit simulation is dominated by transistor model evaluation. A modern graphics processing unit (GPU) is a parallel, high performance computer also suitable for non-graphics tasks (General Purpose GPU or GPGPU). Simulation is sped up by 3-6x by moving transistor evaluation to a GPU. Implications for writing transistor models for good GPU performance are discussed.

Related posts

Tags: ···

Please leave the first comment so far ↓

Please leave the first comment.

Leave a Comment